Topographies of integrated circuits